Memory Hierarchy Simulator
TLB, Page Table & Multi-Level Cache Simulation
Trace-driven memory hierarchy simulator with configurable TLB, page table, L1/L2 cache, and LRU replacement. Outputs detailed hit/miss statistics for performance analysis.
C++Computer ArchitectureCachingVirtual Memory+1